Implementation of Double Precision Floating Point Multiplier on FPGA
نویسندگان
چکیده
منابع مشابه
FPGA Implementation On Reversible Floating Point Multiplier
Field programmable gate arrays (FPGA) are increasingly being used in the high performance and scientific computing community to implement floating-point based system. The reversible single precision floating point multiplier (RSPFPM) requires the design of reversible integer multiplier (2424) based on operand decomposition approach. Reversible logic is used to reduce the power dissipation than...
متن کاملFPGA Implementation of Double Precision Floating Point Multiplier using Xilinx Coregen Tool
Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. The main applications of floating points today are in the field of medical imaging, biometrics, motion capture and audio applications. The IEEE floating point standard defines both single precision and double precision formats. Multiplication is a core operation in many signal proces...
متن کاملFPGA based Implementation of High Speed Double Precision Floating Point Multiplier with Tiling Technique using Verilog
Floating point arithmetic is widely used in many areas, especially scientific computation and signal processing. For many signal processing, and graphics applications, it is acceptable to trade off some accuracy (in the least significant bit positions) for faster and better implementations. However, most of these modern applications need higher frequency or low latency of operations with minima...
متن کاملFloating-Point Single-Precision Fused Multiplier-adder Unit on FPGA
The fused multiply-add operation improves many calculations and therefore is already available in some generalpurpose processors, like the Itanium. The optimization of units dedicated to execute the multiply-add operation is therefore crucial to achieve optimal performance when running the overlying applications. In this paper, we present a single-precision floating-point fused multiply-add opt...
متن کاملDesign and Implementation of an Optimized Double Precision Floating Point Divider on FPGA
Floating-point division is generally regarded as a low frequency, high latency operation in typical floating-point applications.So due to this not much development had taken place in this field. But nowadays floating point divider has become indispensable and increasingly important in many modern applications. Most of the previous implementation required much larger area and latencies. In this ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
سال: 2014
ISSN: 2320-3765,2278-8875
DOI: 10.15662/ijareeie.2014.0308047